Bit Serial Architecture for Variable Block Size Motion Estimation
نویسندگان
چکیده
منابع مشابه
Bit-serial Parallel Processing Vlsi Architecture for a Block Matching Motion Estimation Algorithm
Motion estimation is a key element in video signal interframe coding systems. Among the different techniques proposed for the estimation of movement of pixels between two successive frames, full-search block-matching algorithms (FSBMA) are more attractive due to their low mathematical complexity. The FSBMA based on the mean absolute difference (MAD) criterion, is preferred from a hardware imple...
متن کاملOptimal quadtree for variable block size motion estimation
In this paper, we present a new approach to find the best quadtree for variable block size (VBS) motion estimation. In this approach, the quantizer which encodes the prediction residual is also jointly optimized in a rate-distortion sense. The desired balance of the bit allocation between the motion vector coding and the residual error coding is achieved by a Lagrange multiplier approach for th...
متن کاملComprehensive scheme for subpixel variable block-size motion estimation
Fast variable block-size motion estimation is a key issue for real-time applications of the H.264, whereas the subpixel refinement takes up much computational time as compared to integer-pixel motion estimation. We propose a new fast subpixel precision variable block-size motion-estimation scheme. This algorithm uses the statistical information, which comes from the motion activities of the mac...
متن کاملSerial and Parallel FPGA-based Variable Block Size Motion Estimation Processors
H.264/AVC is the latest video coding standard adopting variable block size motion estimation (VBS-ME), quarter-pixel accuracy, motion vector prediction and multi-reference frames for motion estimation. These new features result in much higher computation requirements than previous coding standards. In this paper we propose a novel most significant bit (MSB) first bit-serial architecture for ful...
متن کاملAn Efficient Hardware Architecture for Full-Search Variable Block Size Motion Estimation in H.264/AVC
In this paper, we propose a high speed hardware architecture for the implementation of full-search variable block size motion estimation (VBSME) suitable for high quality video compression. In the high-quality video with large frame size and search range, the memory bandwidth is mainly responsible for throughput limitations and power consumption in VBSME. The proposed architecture is designed f...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Image, Graphics and Signal Processing
سال: 2013
ISSN: 2074-9074,2074-9082
DOI: 10.5815/ijigsp.2013.08.08